Atmospheric scientists need to observe fluctuations in the ionosphere, both to probe the underlying atmospheric physics, and to remove the effects of these fluctuations from other measurements. We have built an FPGA-based, pipelined array processor that allows us to make these observations in real-time, using passive radar techniques.
Introduction
The remote sensing of turbulence in the Earth's ionosphere is a current problem in atmospheric science, with theoretical and practical implications. Observations of atmospheric fluctuations will allow scientists to better understand ionospheric physics. Such observations can also improve systems that communicate through the ionosphere, by allowing the detection and mitigation of degradations due to ionospheric fluctuations.
Conventional radar techniques for ionospheric observation utilize high-power RF sources and large antenna systems, which are prohibitively expensive to install and maintain. Recently, the Radar Remote Sensing Group at the University of Washington proposed a passive radar technique that uses commercial FM radio transmissions as an RF source [l] . The economic benefits of co-opting free commercial radio transmissions are enormous. The primary drawback of this approach is that it requires significant computational power to process the radar data. Even an optimized algorithm [2] requires a throughput of about SGOPS to operate in real-time.
We have built a complete radar system to demonstrate this passive radar technique. Our system processes signals from local and remote FM receivers: An PGA-based array processor implements a correlatiodintegration, and a DSP board performs an autocorrelation on the resulting data. Our array processor is dynamically reconfigurable, allowing end users to tune the system for target-specific parameters such as velocity and range resolution. This pa- per describes the radar signal processing system, focusing on the FPGA-based array processor. 
System architecture and implementation
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S=O where x* is the complex conjugate of the direct transmission, y is the scattered (remote) signal, T is the averaging window, and r is the range (0 < r < R). To simultaneously observe all targets over a range extent of lOOOkm, our system must computes 1536 ranges, i.e. R = 1536, with a typical T of 128 (allowed values of T vary between 32 and 128). Consequently, the cross-ambiguity function of Equation 2 is the bottleneck of the algorithm, and we designed a custom array processor to solve it in real-time. We compute the autocorrelation in Equation 1 on a high-speed DSP.
The top part of Figure 1 shows a block diagram of our radar signal processing system. The receivers sample data at 250kHz, and send it to the system over the Intemet. The host performs some preprocessing, and packs the data into streams in the array processor memory. The array processor operates on the data and sends the results to a DSP board that performs the final computational pass.
The bottom part of Figure 1 The main advantage of this time-multiplexing approach is that all the memory in the architecture is external to the array, greatly facilitating the hardware implementation. We quantized the local and remote signals at their received SNR; in this case at 6 bits and 1 bit, respectively. Both signals are complex, so the datapath is 12 and 2 bits wide, respectively. Because the remote signal needs only 1-bit quantization, we were able to replace the multiply in Equation 2 with a composed multiplex operation, thereby allowing the array to fit in two FPGAs. To accommodate the maximum decimation factor (7) of 128, we used 13-bit complex adders. The local signal (x*) is broadcast, while the remote signal (y) is pipelined.
To eliminate dead time between each range-block computation, the array preloads data for the next computation. Because only one memory address can be issued at a time, the host is responsible for packing the y-data streams into 6-bit words that include preload data. We implemented the complete radar signal processor, shown in Figure 1 Consequently, we used two FPGAs for datapath logic, and the remaining two FPGAs for control logic and data routing. A custom board could host the entire array on two XC402OE chips.
Conclusion
This paper has described an FF'GA-based system to process signals for a passive radar. The system uses an FPGA-based array processor and a DSP board to compute a cross-ambiguity function and a crosscorrelation on the received data. The system is dynamically reconfigurable: It allows users to modify range, delay and decimation factors, effectively providing the ability to "zoom" into a region of interest. The architecture can be expanded to accommodate additional receivers and enable the observation of additional data, such as target azimuth.
